IN THE CLAIMS:

- 1-11. (Cancelled)
- 12. (Original) A semiconductor device comprising:

a substrate;

a gate dielectric deposited on the substrate, wherein the gate dielectric is made of high dielectric permittivity material; and

a gate formed on top of a Si_{1-x}Ge_x first layer comprising:

a $Si_{1.x}Ge_x$ first layer formed directly on the gate dielectric, where $0.5 < x \le 1$; and,

a $Si_{1,y}Ge_y$ second layer, formed on top of the $Si_{1,x}Ge_x$ first layer where $0 \le y \le 1$.

- 13. (Original) The semiconductor device of claim 12, wherein at least one of the $Si_{1-x}Ge_x$ first layer and the $Si_{1-x}Ge_x$ second layer is predominantly Ge.
- 14. (Currently Amended) The semiconductor device of claim 12, wherein the gate further comprises a layer for limiting [[the]]a diffusion of at least one of Ge and Si between the Si_{1-y}Ge_y second layer and the Si_{1-x}Ge_x first layer.
- 15. (Original) The semiconductor device of claim 12, wherein the gate dielectric is selected in a group of metal oxides consisting of HfO₂, ZrO₂, HfSiO and ZrSiO.
- 16. (Original) The semiconductor device of claim 12, wherein x=1.

Docket No.: 03-GR1-020

Page 2 of 5

Serial No. 10/815,473

- 17. (Original) The semiconductor device of claim 12, wherein x=y=1.
- 18. (Original) The semiconductor device of claim 12, wherein an interface between the gate dielectric and the gate is predominantly made of Si.

Docket No.: 03-GR1-020

Page 3 of 5

Serial No. 10/815,473